

VFO STABILIZER


The stabilizer presented here enables the precise tuning of HF oscillators for up to 100 MHz if these have a frequency control input. That input is normally used for varying the capacitance of a varactor.

The signal at the input of the circuit is amplified by a fast operational amplifier, IC1. The output of this opamp is a rectangular signal that is applied to the D (data) input of bistable FF1. The clock input of the bistable is provided by generator IC3. The two outputs of the bistable are the product of the clock and the input signal. The frequency of this composite signal lies between 0 Hz and half the clock frequency. To ensure the best possible control characteristic, the output signal of the bistable is compared with a reference signal that has a frequency one quarter of the clock. To that end, a second bistable, FF2, is connected as a binary scaler; its input is provided with a signal whose frequency is half that of the clock applied to FF1.

The differentiating network at the output of FF1 uses only the negative pulses of the output signal, whereas that at the output of FF2 uses only the positive pulses. All these pulses are combined in an integrator, resulting in a stable control voltage. Since both the Q and the Q output are used, the ripple is halved.

If the frequency of the input signal is not stable, the amplitude of the integrated signal varies. The variations are used to control the oscillator in a manner where the deviations are negated.

The clock is constructed around a CD4060 and an inexpensive watch crystal. The crystal may, of course, be replaced by



a different type, as long as this has the required stability.

The clock frequency, and thus the required grid, is set with the aid of jump leads. The frequency on row B must always be half that on row A.

The construction and alignment should not present any undue problems if the circuit is built on the PCB shown below. The oscillator is set to exactly its centre frequency by C9; this can be verified at test point TP, which carries the buffered clock frequency.

The circuit is powered by a 12-V supply that is brought down to 5 V and stabilized by regulator IC5.

Indicator D6 remains out as long as the oscillator frequency is stable.

If the frequency drifts, the IED lights, its colour and intensity indicate in what direction drift occurs and how serious the drift is.

The integrating action may be disabled by S1, which allows the circuit to settle down more rapidly than with it on.

COMPONENTS LIST

- Resistors:**
- 3 1k R1;R11;R13
 - 1 10k R2
 - 1 2k2 R3
 - 6 1M0 R4-R7;R10;R12
 - 1 10M R8
 - 1 220k R9
 - 2 680Ω R14;R15

- Capacitors:**
- 1 22n ceramic C1
 - 1 4µ7 16V C2
 - 1 100nF ceramic C3
 - 1 10nF ceramic C4
 - 4 470nF polystyrene C5-C8
 - 1 60pF trimmer C9
 - 1 33pF C10
 - 1 68pF C11
 - 2 1µ0 MKT C12;C13
 - 2 47µF 16V C14;C15
 - 1 100nF MKT C17

- Semiconductors:**
- 5 1N4148 D1-D5
 - 1 bicolor LED D6
 - 1 uA733 IC1
 - 1 74F74 or 74S74 or 74AS74 IC2
 - 1 CD4060 IC3
 - 1 LF411 IC4
 - 1 78L05 IC5

- Miscellaneous:**
- 1 SPST switch S1
 - 1 crystal 32.768 kHz X1
 - 1 PCB 894023

