

SVGA GENERATOR

Roy Harding's VGA and SVGA test generator uses a PIC variant that's so fast that it is capable of producing the test signal without any external timing circuitry, making the hardware side easy to implement.

As an electronics design engineer in the computer industry, I often get asked by friends and relatives to check or repair computers and monitors. If someone arrives with just a monitor for checking this involves wiring up a PC with a keyboard and mouse, then loading software and waiting while the whole thing boots-up.

The addition of a computer also takes up valuable workspace if one is working in a confined area. There are a few SVGA generators already available on the market, but the cost of these can only be justified if you are doing servicing or repairs full time, rather than as a favour.

Last year I was introduced to a new microcontroller from Scenix. This micro uses a combination of PIC code with additional instructions to enhance performance.

The device can operate up to 50MHz. It has a turbo setting to cancel the clock's internal divide-by-four, as found in PICs. This gives you 50MIPS performance, coupled with 2048 bytes of E2 flash memory, an eight-level stack and easy page switching. There's also 30mA source/sink capability on the I/O pins, which makes the device very useful.

As this micro works so fast, I thought of the idea of using it to create a video

generator that could work up to high resolutions. The generator described will generate standard VGA signals at 640 by 480 pixels and popular SVGA displays of 800 by 600 and 1024 by 768, all at 60Hz frame rate.

How it works

As already mentioned, the micro is the basic building block for the complete design, only a handful of additional parts being required to complete the implementation. All timings are created in software by the microprocessor

using an external 40MHz-oscillator clock IC.

Although a crystal and capacitors can be used for the oscillator circuit I have found crystals over 30MHz difficult to obtain. A voltage regulator and a few LEDs are the only additional semiconductors.


My PCB has two buttons, a power connector, a 15-way video connector and a few resistors and capacitors to complete the component count.

The LEDs indicate the display resolution setting, as it is not obvious from

Fig. 1. Timings for a VGA signal's frame and line sync pulses.

Table 1. Forms of the signals needed to drive an SVGA monitor.

Vertical sync	5V TTL, negative going
Horizontal sync	5V TTL, negative going
Red	1V analogue signal, positive going
Green	1V analogue signal, positive going
Blue	1V analogue signal, positive going



the monitor display which resolution is being used. Also, if the monitor is not capable of displaying SVGA you will possibly be looking at a black screen.

Although the design can run on batteries and tags are provided on my PCB, I use a ready available 9V mains adapter. After all, you need the mains to power the monitor anyway and batteries have a habit of going flat just when you need them.

There are five signal lines used to drive a standard video monitor, as in Table 1. There are also ground returns for all these signals at the connector.

An example of the timings for a VGA signal is shown in Fig 1. Vertical and horizontal sync signals are driven directly from the microprocessor. The RGB analogue signals are attenuated by a resistor divider network to give a maximum of 1V output into a 75Ω load.

Software

The whole design revolves around software running on the Scenix microprocessor.

Timings for the functions are critical. Each scan line must be balanced to

within a couple of instructions or tearing of the image will result.

Button presses are checked at the beginning of each frame and a software trap waits for the button to be released for the changes to take place.

The first button changes the displayed output and the second button changes the resolution. Each button press changes the parameters of the main loop which are present in a software table.

The complete code is shown in List 1. Note that a special Parallax serial programming adapter is required to program the Scenix parts.

On my PCB, the programmer plugs directly onto the four-way connector next to the micro and the crystal oscillator link removed while programming, Fig 2.

Implementing the design

The unit can be housed in a two-piece plastic moulding with built-in mounting posts for the PCB. All parts can be mounted directly on the board and no wiring needs to be involved in the construction.

As the unit is based on a crystal

clock, no set-up procedure or calibration is required. I estimate only a two to three hour construction time if all parts are available. This will of course be extended if you decide to produce your own printed circuit board.

You may socket the microprocessor, but it can be reprogrammed on board making removal unnecessary.

The mains adapter can be regulated or unregulated, 9-12V at 300-500mA. Test the unit by connecting a VGA or SVGA monitor to the output and switching on the unit. The generator will default to colour bars in standard VGA mode of 640*480. Pressing the buttons should change patterns and resolutions.





Fig. 2. On my prototype PCB, the programmer plugs directly on to a four-way connector next to the microcontroller. The crystal oscillator link is removed while programming.



Implementation of the SVGA generator is kept simple since all the timings necessary to produce the SVGA test signal are produced by the microcontroller.

Components

Resistors 1/8 watt 5% carbon film:

- R_{1,2,3} 220
- R_{4,5,6} 10k
- R_{7,8,9} 150
- R_{10,11,12} 75

Capacitors 50V polyester or ceramic:

- C_{1,3,4} 0.1µF
- C_{2,5} 0.01µF

- D_{1,2,3} 3mm red leds
- B_{1,2} vertical push switch
- P₁ 4 way 0.1 pitch pins
- J₂ 2 way 0.1 pitch pins + jumper

J₁ is 15-way min D-type 90°, Maplin part JW85G.

Connector P₇ is a 3.5mm power connector from Farnell, part 224-959.

IC₁ is a 40MHz CMOS or universal oscillator 8-pin or 14-pin, Farnell 704-738 for example

IC₂ is the Scenix SX18/AC/DP processor, 18-pin version

IC₃ is a 7805 5V positive regulator

Suggested case, Farnell part 250-030. Mains adapter, 9-12V 300mA from CPC.

Approximate build cost £20 plus mains adapter.

New circuit board service from Quickroute

Electronics CAD specialist Quickroute, in conjunction *Electronics World*, is offering a new printed circuit board service to readers of *Electronics World*.

You can obtain single-sided boards based on Roy's original design direct from Quickroute for a fully inclusive price of £14.69. To order, fax your credit card number and expiry date together with the cardholder's address to 0161 4760505. Alternatively, ring Quickroute on 0161 4760202. If you wish to order by post, write to Quickroute at Regent House, Heaton Lane, Stockport SK4 1BS and send a postal order or cheque payable to Quickroute Systems Ltd.

Overseas readers should contact Quickroute before ordering for details of postage.

Alternatively, you can obtain a disk of the PCB layout in Quickroute form by sending £12.50 via postal order or cheque payable to Reed Business Information to SVGA, *Electronics World*, Quadrant House, The Quadrant, Sutton, Surrey SM2 5AS.

Need a programmed controller?

All parts, pre-programmed chips and software on disk can be obtained from the author by sending an SAE marked 'SVGA software' to the Quadrant House address above for details.

A word of warning

If you try to run a monitor on a resolution that it is not capable of displaying, it is possible to cause damage to its internal circuitry. Therefore, if the display fails to appear on an increased resolution within a few seconds, switch back

immediately to a lower resolution.

I used a self-adhesive label on the front panel to make the unit more professional. The artwork was done on a PC and printed out on a colour ink jet printer using glossy self-adhesive paper. ■

List 1. Complete software listing for the SVGA generator.

```

;      VGA & SVGA Display
;      colour bar and crosshatch screen displays, by C R Harding
;      Parameters for 40MHz crystal. Finished version 1.01

;port bit 7 frame sync
;port bit 6 hsync
;port bit 5 RED
;port bit 4 GREEN
;port bit 3 BLUE
;port bit 1 Button1
;port bit 0 Button2

                device pins18,pages2,banks1,oschs,turbo
                device stackx,optionx,protect
                id      'CRH SVGA'
                reset  start
                org 8

count          ds      1
port           ds      1
temp          ds      1
temp1         ds      1
temp2         ds      1
temp3         ds      1
pattern       ds      1
flag          ds      1      :10h
res           ds      1
colour        ds      1
T1            ds      1
T2            ds      1
T3            ds      1
T4            ds      1
T5            ds      1
T6            ds      1      :18h
T7            ds      1
T8            ds      1
T9            ds      1
T10           ds      1
T11           ds      1
T12           ds      1
T13           ds      1
T14           ds      1
                org 100h
start          :setup ports
                mov     lrb,#%0000011      ;port B 6 out 2 in
                mov     lra,#%0000000      ;port A all out
                mov     port,#255
                mov     pattern,#0        ;colour bars
                mov     res,#0            ;vga

mainloop      mov     flag,#0            ;reset interrupt flag
                cje     res,#0,vga      ;vga
                cje     res,#1,svgal1   ;svgal
                cje     res,#2,svga2    ;svga2

vga           ;640*480 31250Hz
                mov     T1,#5           ;Front porch delay
                mov     T2,#26          ;Line sync width 3.6uS
                mov     T3,#30          ;Frame blank lines start
                mov     T4,#12          ;Frame blank lines end
                mov     T5,#32          ;Colour bar width delay 26
                mov     T6,#160         ;Number of lines(*3)
                mov     T7,#2          ;number of lines in fsync
                mov     T8,#97         ;line delay length 28uS
                mov     T9,#30         ;chequer lines
                mov     T10,#8         ;chequer squares
                mov     T11,#59        ;crosshatch lines
                mov     T12,#9         ;chequer delay
                mov     T13,#16
                mov     T14,#10
                mov     ra,#%0000011    ;led 3
                jmp     frameloop

svgal         ;800*600 37880hz
                mov     T1,#4           ;Front porch delay
                mov     T2,#23          ;Line sync width 3.2us
                mov     T3,#24          ;Blank lines start
                mov     T4,#8           ;Blank lines end
    
```

Continued on page 875

	mov	T5,#25	;Colour bar width delay 20		nop	
	mov	T6,#200	;Lines*3		jmp	frameloop
	mov	T7,#4	;92.8us	redscreen		
	mov	T8,#79	;line delay length 23.2us		mov	temp,T3 ;frame blank 1
	mov	T9,#25	;chequer lines	r1	call	blackline
	mov	T10,#12	;chequer squares		djnz	temp,r1
	mov	T11,#49	;crosshatch lines		mov	temp2,T6 ;160 vga 200 svga
	mov	T12,#4	;chequer delay	r2		
	mov	T13,#5			call	redline
	mov	T14,#13			djnz	temp2,r2
	mov	ra,#%00000101	;led 2		mov	temp2,T6 ;160 vga 200 svga
svga2	jmp	frameloop		r3		
	mov	T1,#7	;Front porch delay		call	redline
	mov	T2,#13	;line sync width 2us		djnz	temp2,r3
	mov	T3,#24	;Blank lines start	r4	mov	temp2,T6 ;160 vga 200 svga
	mov	T4,#4	;Blank lines end		call	redline
	mov	T5,#19	;Colour bar width delay 15		djnz	temp2,r4
	mov	T6,#256	;Lines*3		mov	temp,T4 ;frame blank2
	mov	T7,#6	;120us	r6	call	blackline
	mov	T8,#59	;line delay length 19us		djnz	temp,r6
	mov	T9,#24	;chequer lines		jmp	frameloop
	mov	T10,#16	;chequer squares			
	mov	T11,#47	;crosshatch lines			
	mov	T12,#1	;chequer delay	linesync		;3.8us
	mov	T13,#9			and	port,#%10111111
	mov	T14,#7			rb,port	
	mov	ra,#%00000110	;led 0		mov	count,T2 ;delay loop
frameloop					call	dly
	mov	temp,rb	;buttons check		or	port,#%01000000
	and	temp,#3			rb,port	
	cje	temp,#3,exit	;exit if buttons not pressed		call	linedly
	call	button			call	linedly
	cje	flag,#1,mainloop	;jump to mainloop if set		retp	
exit				bars		;7 bars red to white
fsync			;64us wide neg pulse vga !06us svga1		cjne	res,#2,bv3
	and	port,#%01111111	;bit 7 low vertical sync		nop	
	mov	rb,port	;write value to port		nop	
	mov	temp,T7			nop	
floop					call	linesync
	call	blackline	;complete horizontal sync line		jmp	bv4
	djnz	temp,floop		bv3	nop	
	or	port,#%10000000	;bit 7 high		call	linesync
	mov	rb,port		bv4		
			;VGA 520 lines total 640*480 display 31.250kHz 60Hz		or	port,#%00100000 ;red
	cje	pattern,#0,colourbars	;go routines		mov	rb,port
	cje	pattern,#1,crosshatch			call	bardly
	cje	pattern,#2,@cheqboard			and	port,#%11011111
	cje	pattern,#3,redscreen			or	port,#%00010000 ;green
			;routines must be complete loops, no changes in line timings.		mov	rb,port
colourbars					call	bardly
	mov	temp,T3	;frame blank1		or	port,#%00110000 ;yellow
b1	call	blackline			mov	rb,port
	djnz	temp,b1			call	bardly
	mov	temp2,T6	;160 vga 200 svga		and	port,#%11001111
lpa					or	port,#%00001000 ;blue
	call	bars			mov	rb,port
	djnz	temp2,lpa			call	bardly
	mov	temp2,T6	;320 vga 400 svga		or	port,#%00101000 ;magenta
lpb					mov	rb,port
	call	bars			call	bardly
	djnz	temp2,lpb			and	port,#%11010111
	mov	temp2,T6	;480 vga 600 svga		or	port,#%00011000 ;cyan
lpc					mov	rb,port
	call	bars			call	bardly
	djnz	temp2,lpc			or	port,#%00111000 ;white
	mov	temp,T4	;frame blank2		mov	rb,port
b2	call	blackline			call	bardly
	djnz	temp,b2			and	port,#%11000111
	jmp	frameloop			mov	rb,port
crosshatch					mov	count,T14 ;trim end
	mov	temp,T3	;frame blank1	trim		
b3	call	blackline			djnz	count,trim
	djnz	temp,b3			ret	
	mov	temp2,T10	;8 lines vga	bardly		
cra					mov	count,T5 ;width delay
	call	whiteline	;1	boop		
	mov	temp1,T11	;1+59 vga		djnz	count,boop
crb					retp	
	call	hatch		dly		
	djnz	temp1,crb		loop2		;delay set in count
	djnz	temp2,cra			djnz	count,loop2
	nop				retp	
	call	whiteline	;end line	linedly		
	mov	temp,T4	;frame blank1		mov	count,T1 ;porch delay
b4	call	blackline		loop3		
	djnz	temp,b4			djnz	count,loop3

INSTRUMENTATION & TEST

hatch	retf			button	call retf	linedly	
	cje	res,#1,hv2			mov	w,rb	:buttons check
	cje	res,#2,hv3			and	w,#2	
	call	linesync			test	w	
	mov	temp,#10	;vertical bars		jz	reschange	
hl				patchange	add	pattern,#1	:next pattern
	or	port,#%00111000	;white		cjbe	pattern,#3,bexit	
	mov	rb,port	;black		mov	pattern,#0	:back to start
	and	rb,#%11000111	;delay between bars		jmp	bexit	
	mov	count,#22					
h1lp				reschange	add	res,#1	:next resolution
	djnz	count,h1lp			mov	flag,#1	:set res change flag
	djnz	temp,hl					
hloop				bexit	cjbe	res,#2,bexit	
	or	port,#%00111000	;white		mov	res,#0	:back to start
	mov	rb,port	;black				
	and	rb,#%11000111	;black		mov	temp,rb	:buttons check
	call	linedly			and	temp,#3	
	and	port,#%11000111	;black		cjne	temp,#3,bexit	:wait release
	ret				org	200h	
hv2				cheqboard	mov	temp,T3	:frame blank 1
	call	linesync		b5	call	@blackline	
	mov	temp,#6			djnz	temp,b5	
h2					mov	temp2,T10	:vertical squares
	or	port,#%00111000	;white	cheq			
	mov	rb,port	;black		mov	temp1,T9	:chequer lines
	and	rb,#%11000111	;delay loop	chb			
	mov	count,#14		cheque1			
h2lp					nop		
	djnz	count,h2lp			nop		
	djnz	temp,h2			call	@linesync	
	mov	temp,#6			mov	temp3,T10	
h2a				chl			
	or	port,#%00111000	;white		or	port,#%00111000	;white
	mov	rb,port	;black		mov	rb,port	
	and	rb,#%11000111	;delay loop		mov	count,T12	:delay loop
	mov	count,#14			call	@dly	
h2lpa					and	port,#%11000111	:black
	djnz	count,h2lpa			mov	rb,port	
	djnz	temp,h2a			mov	count,T12	:delay loop
	jmp	hloop			call	@dly	
hv3					djnz	temp3,chl	
	nop				and	port,#%11000111	:black
	call	linesync			mov	rb,port	
	mov	temp,#7			call	@linedly	
h3				trim1			
	or	port,#%00111000	;white		djnz	count,trim1	
	mov	rb,port	;black		djnz	temp1, chb	
	and	rb,#%11000111	;delay loop		mov	temp1,T9	
	nop			cha			
	mov	count,#8		cheque2			
h3lp					nop		
	djnz	count,h3lp			nop		
	djnz	temp,h3			call	@linesync	
	mov	temp,#7			mov	temp3,T10	
h3a					nop		
	or	port,#%00111000	;white		and	port,#%11000111	:black
	mov	rb,port	;black		mov	rb,port	
	and	rb,#%11000111	;delay loop		mov	count,T12	:delay loop
	mov	count,#8			call	@dly	
h3lpa				ch2	or	port,#%00111000	:white
	djnz	count,h3lpa			mov	rb,port	
	djnz	temp,h3a			mov	count,T12	:delay loop
	nop				call	@dly	
	jmp	hloop			djnz	temp3,ch2	
blackline	mov	colour,#%00000000			and	port,#%11000111	:black
	jmp	line			mov	rb,port	
whiteline	mov	colour,#%00111000			mov	count,T12	:delay loop
	jmp	line			call	@dly	
redline	mov	colour,#%00100000			djnz	temp3,ch2	
	nop				and	port,#%11000111	:black
	nop				mov	rb,port	
	nop				call	@linedly	
line				trim2	nop		
	call	linesync			mov	count,T13	:trim end
	nop						
	or	port,colour			djnz	count,trim2	
	mov	rb,port			djnz	temp1,cha	
	mov	count,T8	:delay loop		djnz	temp2,cheq	
	call	dly			mov	temp,T4	:frame blank2
	mov	count,T8	:delay loop	b6	call	@blackline	
	call	dly			djnz	temp,b6	
	and	port,#%11000111			jmp	@frame loop	
	mov	rb,port					