INTER-IC COMMUNICATIONS: THE I²C BUS

Reduction of the number of interconnections on a printed-circuit board results in lower production costs and increased reliability. Well aware of this fact, manufacturers of consumer electronics have sought ways to make inter-IC communications less complex. Philips Components have found a solution in the form of their patented I2C bus, the main features of which are described in this article.

H. Stenhouse

An increasing number of complex integrated circuits, ranging from real-time clocks to frequency synthesizers, is provided with an I2C interface. Not surprisingly, the I2C bus is found in a wide variety of electronic equipment, including telephones, car radios, television sets and video recorders.

the

ired

outıigh the

orn ner ; to

ust

ing or-

ıen Lof

n a

to


ity

he


The aim of this article is to provide an introduction into the main features and communication protocols of the I2C network. The acronym I2C stands for Inter-IC Communication, and the network was developed by Philips to reduce the number of connections between integrated circuits. This proved feasible in practice mainly because many ICs have a large number of pins that carry information that is not time-critical and, therefore, suitable for conveying via a relatively slow serial bus with fewer connections than would be required for a high-speed parallel interface. The implementation of the I2C bus on a real-time clock chip, for instance, may reduce the number of pins from 40 to as few as 8. This results in a much simpler PCB design with all the benefits of lower production cost and smaller risks of faults developing in equipment. However, a number of connections, including those for the supply voltage, for clock signals, etc., can not be replaced by a serial communication protocol. It will be clear that these connections remain necessary as before.

All ICs that use the I2C bus are in principle connected to two lines as shown in the example application in Fig. 1. A central bus interconnects two microcontrollers, a memory, a gate array and an LCD

In spite of their wide diversity as regards function and application, all I2Ccompatible integrated circuits have one common feature: all control commands and data are conveyed via a serial bus. according to a predefined communication protocol. The serial bus takes the form of three lines: ground, clock (SCL) and data (SDA).




Typical I²C-bus configuration.



Connection of I2C interfaces to the I2C bus.

ELEKTOR ELECTRONICS SEPTEMBER 1990



Timing of bit transfer on the I2C Fig. 3. bus.

Normally, any I²C configuration has at least one master (an IC capable of initiating the data exchange processes and generating a master clock signal) and one or more slaves (ICs that do the actual work). A master may be a microprocessor such as an 8048, an 8051 or a 68000, which are all available in special versions with a built-in I²C interface. Two I/O port lines of the microprocessor are used as SDA and SCL lines. Together with the ground line, this implements an I2C bus which allows serial communication between 'bused' devices at a data rate of up to 100 kbit per second.

Control programs for the I²C bus

The two communication lines, SDA and SCL, are connected to open-drain or opencollector outputs, and have one, common, pull-up resistor. This arrangement is called a wired-AND structure. Adding or removing one or more I2C components on the bus therefore does not affect the operation of already connected ICs, nor does it affect the software that runs on the system. In fact, the software is capable of automatic detection of the hardware configuration. This allows programs to be written for complex systems that do not provide certain features unless the relevant chips are connected to the bus. The absence of these chips is automatically detected by the master controller which interrogates certain addresses.

Existing software may be extended




Fig. 5. Development kit for I²C applications.

with subroutines written for add-on ICs without affecting the operation of the ICs already installed. This allows existing control programs to be used for a long time without the need of a completely new version every time the hardware is modified. This high level of compatibility is achieved by virtue of the fixed addresses of the ICs on the I2C bus.

Two lines

Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via a pull-up resistor (see Fig. 2). When all output fransistors of connected devices are off, the bus is free, and both lines are high. When an IC is ready to transmit a data block, it pulls SDA low to mark a start condition. From that moment, all other ICs 'know' that the bus is in use. Arbitration procedures come into effect should two or more ICs claim access to the bus simultaneously. When the start condition is recognized, the SDA line is available for carrying databits. The clock line, SCL, determines the validity of the data levels on the SDA line as shown in Fig. 3.

The start of any data exchange via the bus is marked by SDA going low while

SCL is high, i.e., by a start condition (see Fig. 4). The level on the SDA line is read by all ICs on the bus during the positive part of the clock pulse. However, only the IC selected by the transmitted address code responds to the information by actually loading the data and returning an acknowledge pulse. This pulse is generated by the addressed slave device pulling the data line low for one clock period, after the eight clock periods reserved for the databits (see Fig. 4).

e

LC

Р(PC

PC

I/C

PC

PC

S/

S/

Dε

P(

Τľ

TI.

Ma

P

P

P(

Ρ(

C!

P(

P

Tal

mic

bus

fell

rea IC

hig

٨ı

Th

TC

ticl

 $\mathbf{p}\mathbf{h}$

sy

ne ad.

In!

lγ

pο

mi Αı

ЕI

When none of the ICs in the system responds to the transmitted data, the master does not receive an acknowledge pulse. This means that either the addressed slave is busy performing some real-time function, the address is wrong, or there is no device that responds at the particular address. The bus is free again after the transmission of the last data bit. Both SCL and SDA revert to high, and the bus may be used to convey the next data

The function of the SCL line is to generate one clock pulse for every transmitted databit, Each master must generate its own SCL signal. Although the frequency of this signal is not fixed, certain minimum timing specifications must be observed. In practice, the I'C bus allows a maximum data speed of about 100 kBit/s.

Addressing

Each IC on the I'C bus has its own, unique, 7-bit address, which is determined by the manufacturer and burned into the chip. The Type PCF8583 real-time clock chip, for example, is selected by sending the binary code 101000x. The last bit is not preset (x is 0 or 1) to allow two identical ICs to be used in parallel by tying their A0 inputs to ground or to the positive supply to set the address to 1010000 or 1010001 respectively. Similarly, certain ADCs, I/O chips and memories may be hard-wired to map them at one of up to eight addresses in a cluster.

The data blocks conveyed via the PC




Fig. 4. Timing of data transfer on the I²C bus.

ELEKTOR ELECTRONICS SEPTEMBER 1990

THE RANGE OF I²C-BUS COMPATIBLE ICs

General-	Philbose ICs	Applicati	on-oriented (Cs	TEA6100	FM/IF and digital tuning IC for computer-con-
LCD drivers		Video/radio/	audio		trolled radio
PCF8566	96-segment LCD driver;	PCF8200	voice synthesizer	TEA6300	sound fader control and
1	1:1 - 1:4 MUX		(male/female speech)		preamplifier/source
PCF8576	160-segment LCD driver; 1:1 – 1:4 MUX	SAA1136	PCM-audio Ident word Interface (IDI) for com-	TEA6310T	selector for car radio sound fader control with
PCF8577(A)			pact disc		tone and volume control
1	1:1 1:2 MUX	SAA1300	tuner switching unit	TOASSAG	for car radio
PCF8578/79	Row/column LCD dot-	SAA3028	transcoder (RC-5) for	TSA5510	PLL frequency synthe-
	matrix driver;		IR remote control	TSA6057	sizer for TV and VCR PLL frequency synthe-
	1:8 – 1:32 MUX	SAA4700	data line processor for VPS	1340057	sizer for radio
I/O expanders		SAA5243*	enhanced computer-	T-1	
PCF8574	8-bit remote I/O port (I ² C-bus to parallel		controlled teletext (ECCT) processor	Telecomms PCD3311/12	tone generator (DTMF/
	converter)	SAA9050/51	digital PAL/NTSC colour		modem/music)
PCF8584	8-bit parallel to I ² C-bus		decoder	PCD3341	advanced 10/110-number
	converter	SAA9055	digital SECAM decoder		repertory pulse/DTMF
SAA1064	4-digit LED driver		34 digital deflection controller	PCD3343	dialler with LCD control microcontroller with
SAA1300	5-bit high-current driver	SAA9068	picture-in-picture (PIP)	1 0,03343	224-byte RAM/3K ROM
Data converters		controller		PCD3346	microcontroller with
PCF8591 4-channel, 8-bit MUX		SAB3035/36/37 digital tuning circuits for			128-byte RAM/4K ROM/
1010031	ADC & one DAC	SAF1135	computer-controlled TV dataline-16 decoder for		256-byte EEPROM
TDA8442	quad 6-bit DAC	3AF1133	VCR	PCD3348	microcontroller with
TDA8444	octal 6-bit DAC	TDA8405/15	stereo/dual sound		256-byte RAM/8K ROM
		12/10/100/10	processor	UMA1000T	data processor (DPROC)
Memory	·	TDA8421	audio processor with a	UMA1010T	for mobile telephones frequency synthesizer
PCA8582B	256-byte EEPROM	•	loudspeaker channel	OWATOTOT	(0.45 – 1.1 GHz) for
	(automotive temperature		and a headphone		mobile telephones
PCF857Ò	range & error correction) 256-byte static RAM	TD 40 405	channel	UMA1012T	frequency synthesizer
PCF8570C	as PCF8570 with alter-	TDA8425	audio processor with a		(50 – 600 MHz) for
1 01 03700	native slave address		ioudspeaker channel only		mobile telephones
PCF8571	128-byte static RAM	TDA8433	deflection processor		,
PCF8582A	256-byte EEPROM	, D, 10-700	and sync controller		
		TDA8440	video/audio switch		
Clocks/calendars		TDA8461	PAL/NTSC colour		
PCF8573	clock/calendar		decoder and RGB		
PCF8583	256-byte RAM/clock/ calendar		processor		

Table 1. Overview of I²C-compatible integrated circuits manufactured by Philips Components. Not shown here is a wide range of microcontrollers and memories.

bus invariably consist of 8 bits. The bit that follows the address indicates the start of a read or a write operation with the selected IC. Bit 8 is low for a write operation, and high for a read operation.

Applications

Usec ead live the acan iering od. for em taslge adme ng, the ain ηit. :he ata CTed

its

.cy ni-

3 L3-

· a

he

p.

ļ1,

'nυ

 $\odot t$

al

¥()

Ιy

Ħ

() to There is much more to the concept of the I²C bus than can be described in this article. The full specification of the system may be found in Ref. 1.

The I²C bus is relatively simple to implement on almost any microcomputer system that has at least one user port. If necessary, external buffers may have to be added to make such a port bidirectional. Interestingly, Philips Components recently introduced a special chip for this purpose: the PCF8584. Some microcomputers, including the Acorn Archimedes, even have an I²C interface as

a standard feature. Developers of small stand-alone microprocessor systems may

PHILIPS

Fig. 6. Databooks on I²C devices, published by Philips Components.

find the I²C version of the 8048, the PCF84C00T, a good starting point for the design of a dedicated control system.

Finally, an interesting example of the use of a 8051 microcontroller in combination with the SAA5243 I²C-bus Teletext decoder may be found in Ref. 2.

Reference:

1. *The I*²*C-bus Specification*. Philips Components publication.

2. Computer-controlled teletext decoder. Elektor Electronics October 1989

ELEKTOR ELECTRONICS SEPTEMBER 1990